Improved Scheduling of Control Tasks

Cervin, Anton

1999

Link to publication

Citation for published version (APA):

Total number of authors:
1

General rights
Unless other specific re-use rights are stated the following general rights apply:
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Improved Scheduling of Control Tasks

Anton Cervin
Department of Automatic Control
Lund Institute of Technology
Box 118, SE-221 00 Lund, Sweden
anton@control.lth.se

Abstract
The paper considers the implementation of digital controllers as real-time tasks in priority-preemptive systems. The performance of a digital feedback control system depends critically on the timing of its sampling and control actions. It is desirable to minimize the computational delay in the controller, as well as the sampling jitter and the control jitter. It is shown that by scheduling the two main parts of a control algorithm as separate tasks, the computational delay can often be reduced significantly. A heuristic method for assigning deadlines to the parts is presented. Further modifications are given to reduce the jitter and to facilitate delay compensation. The result is improved control performance under maintained schedulability.

1. Introduction
Digital control systems constitute a large part of all real-time systems. Despite of this, surprisingly little effort has gone into studying their timely behavior when implemented as periodic tasks in a computer. In this paper, we concentrate on the implementation of digital controllers as real-time tasks in priority-preemptive systems.

An overview of a digital control system is shown in Fig.1. At a fixed frequency, the controller requests A-D conversion to obtain a measurement sample, $y(k)$, from the physical process, computes a control signal, $u(k)$, and requests D-A conversion, sending the control signal to the process. Timing is very critical to the stability and performance of the closed-loop control system. Jitter in the sampling times and output times can be viewed as disturbances acting on the process. A computational delay between the A-D and the D-A conversions decreases the stability margin and the performance of the control system.

There are two common ways of synchronizing the inputs and the outputs [Åström and Wittenmark, 1997]. In the first approach, which we refer to as Textbook Implementation A, the control signal is sent out as soon as it has been calculated. To minimize the computational delay, the control algorithm is split into two parts. The first part, called Calculate Output, contains only the operations necessary to produce a control signal. The rest of the calculations, called Update State, are postponed until after the D-A conversion.

Detailed in source code, Textbook Implementation A could look like this (the source code is a variant of Modula-2, with support for real-time primitives):

```
LOOP
  Wait(ClockInterrupt);
  A_D_Conversion;
  CalculateOutput;
  D_A_Conversion;
  UpdateState;
END
```

For example, consider the common control strategy of using state feedback in conjunction with a state observer (this includes the popular LQG controller). The control algorithm can be structured on the following form [Gustafsson and Hagander, 1991]:

\[
\begin{align*}
\epsilon(k) &= y(k) - \hat{y}(k | k-1) \\
u(k) &= \hat{u}(k | k-1) - M \epsilon(k) \\
\dot{x}(k+1 | k) &= A \hat{x}(k | k-1) + B u(k) + K \epsilon(k) \\
\dot{y}(k+1 | k) &= C \hat{x}(k+1 | k) \\
\hat{u}(k+1 | k) &= -L \hat{x}(k+1 | k)
\end{align*}
\]

Here, the A-D conversion is implicated by the use of the measurement variable $y(k)$ in (1), and the
D-A conversion is implicated by the calculation of the control variable $u(k)$ in (2). Calculate Output contains only a few scalar operations in (1) and (2), while all the matrix multiplications have been moved to the Update State part in (3)–(5).

A second common way of synchronizing the inputs and the outputs is to send out the control signal at the beginning of the next period. In this approach, which we refer to as Textbook Implementation B, the computational delay is always approximately equal to one period. The delay is more deterministic, but also longer.

At a first glance, digital controllers seem to fit right into the rate-monotonic framework—each controller could be described as a periodic task $\tau_i$ having a period $T_i$ and a worst-case computation time $C_i$. Well known tests [Liu and Layland, 1973] [Joseph and Pandya, 1986] can be applied to check for schedulability. But with that kind of thinking, the specific timing needs of digital controllers are ignored. Even if a set of control tasks are schedulable using rate-monotonic scheduling, the controllers can suffer from significant sampling jitter, computational delay, and output jitter. Lower-priority tasks can be preempted by higher-priority tasks at any point in the code. With a more detailed task model, where each control task is decomposed into subtasks, these issues can be dealt with. Decomposition of control tasks has been suggested before [Gerber and Hong, 1993] [Burns et al., 1994] [Gerber and Hong, 1997], but only for the sake of increased schedulability. The key problems that we address are:

1. Derivation of a more detailed task model which captures the specific timing needs of control tasks.
2. Assignment of task attributes (priorities, deadlines, offsets, etc.) to optimize the control performance, subject to the schedulability constraints.

Previous work on task attribute assignment with respect to control performance [Seto et al., 1996] [Kim, 1998] has focused on task period selection for single-task models of controllers. The detailed timely behavior has not been addressed.

The rest of this paper is outlined as follows. Section 2 deals with periodic sampling. In Section 3, the problems of deriving a task model and assigning task attributes are treated, and corresponding schedulability analysis is reviewed. Section 4 discusses different strategies for delay compensation. Section 5 gives an example, where the theory in the paper is applied to a control example with three inverted pendulums. Simulations of processes, controllers, and real-time kernel together show that a more detailed scheduling can reduce jitter and computational delay, and thus give better control performance.

2. Periodic sampling

Digital control theory assumes that measurement samples are taken periodically. As for the textbook implementations discussed in Section 1 however, a control task may very well be preempted by higher-priority tasks when it is time to request an A-D conversion. This can lead to serious sampling jitter for lower-priority control tasks.

The code segment found in Section 1 also assumes that the A-D conversion works like a function that returns a value. This must not be true today, however, when most A-D converters can be treated as asynchronous input devices. Some A-D converters can be programmed to automatically sample at a given rate. Others must be periodically requested to start the conversion. This could be done by a dedicated high-priority, low-cost task. Whichever way the conversion is initialized, the A-D converter will give a hardware interrupt when it has finished. An interrupt handler can then retrieve the value and signal to the control task that a new sample is available. This effectively solves the problem of sampling jitter.

Now assuming that a semaphore NewSample is signaled each time a new sample is available to the control task, we modify our code to

```
LOOP
  Wait(NewSample);
  GetSample;
  CalculateOutput;
  D_A_Conversion;
  UpdateState;
END
```

3. Scheduling

In this section, we investigate the possibility of scheduling the parts of the control algorithm as separate tasks. Basic scheduling analysis and subtask scheduling analysis is reviewed, and the problem of deadline assignment for the subtasks is treated.

3.1 Basic scheduling analysis

Disregarding the different parts of the control algorithm, a digital controller can be described as a period task $\tau_i$ having period $T_i$, deadline $D_i$, worst-case execution time $C_i$, and priority $P_i$. If it is assumed that $D_i = T_i$, the rate-monotonic priority assignment is optimal (in the schedulability sense) [Liu and Layland, 1973]. The worst-case response time $R_i$ of a
A key question is, how should this be done? To maximize control performance, the deadlines (and thus computational delays) should be minimized. This could be stated as an optimization problem—for instance to minimize a weighted sum of the deadlines

$$f = \sum_i \frac{D_{CO_i}}{T_i}$$

under the schedulability constraint. A first try would be to let all the Calculate Output parts have higher priorities than all the Update States parts. Unfortunately, this might render the task set unschedulable.

To find the optimal deadline assignment in the general case, an exhaustive search among the different priority orderings must be carried out. With \( n \) tasks, there are \( 1 \cdot 3 \cdot 5 \cdots (2n - 1) \) possible subtask priority assignments!

For cases where exact minimization is unrealistic, some heuristic deadline assignment method must be used. For soft real-time systems, several such methods exist, for instance the equal flexibility deadline assignment [Kao and Garcia-Molina, 1993]. They are not applicable here, since they cannot guarantee that all deadlines are met.

For control tasks, we present the following heuristic which attempts to minimize the deadlines of the Calculate Output parts while maintaining schedulability:

1. Start by assigning effective deadlines to the Calculate Output parts, i.e. set \( D_{CO_i} := T_i - \tau_{US_i} \).
2. Assign deadline-monotonic priorities.
3. Calculate response times according to (6).
4. Decrease deadlines by assigning \( D_{CO_i} := R_{CO_i} \).
5. Repeat from 2 until no further improvement is given (for instance by the criterion in Eq. (8)).

The heuristic works because of the optimality of the deadline-monotonic priority assignment. The task set must be schedulable after each improvement—at least by the previous priority ordering.

### 3.4 Offset scheduling

Another scheduling model that could be applied to the parts of a control algorithm is offset scheduling [Audsley et al., 1993]. The subtasks are not executed serially—rather, the subtask \( \tau_{US_i} \) is released with a fixed offset \( O_{US_i} \) compared to the release of \( \tau_{CO_i} \). The offset must be chosen somewhere in the interval

$$D_{CO_i} \leq O_{US_i} \leq T_i - \tau_{US_i}$$

and \( D_{CO_i} \) must be chosen in the interval

$$C_{CO_i} \leq D_{CO_i} \leq O_{US_i}$$
Fig. 2 shows the execution of the two subtasks in isolation.

This task model is more general than the priority-constrained model and thus provides a higher degree of schedulability. The price for this improvement is a more complex optimization problem. We have to choose both deadlines and offsets. The deadline monotonic priority assignment is no longer optimal, the response time calculations are more complicated, and the simple heuristic presented before cannot be used. Still, with the right set of computer tools, this approach could very well produce better results than the priority-constrained approach.

3.5 Implementation

Even though we have modeled Calculate Output and Update State as two separate tasks in the schedulability analysis, this does not imply that we have to implement them as such. If we have used the priority-constrained approach, and if the real-time operating system allows priorities to be changed dynamically, we can simply insert ChangePriority commands into our existing code:

```plaintext
LOOP
  ChangePriority(P_CO);
  Wait(NewSample);
  GetSample(t, value);
  CalculateOutput;
  ChangePriority(High);
  WaitUntil(t+D_CO);
  D_A_Conversion;
  ChangePriority(P_US);
  UpdateState;
END
```

4. Delay compensation

After scheduling the parts of the control algorithm as separate tasks, we should have been able to reduce the worst-case computational delay of the controller significantly. If the remaining delay is very small, it can be neglected altogether. Otherwise we have the option of redesigning the controller to compensate for the delay.

4.1 Compensation assuming a fixed delay

Compensating for a fixed computational delay is straightforward [Åström and Wittenmark, 1997]. Essentially, it is just a matter of introducing an extra state in the controller. This causes a slight increase in the computation time of the control algorithm. The task set could become unschedulable, in which case we would respond by increasing the sampling period of some controllers. If the performance gain due to the delay compensation is greater than the performance loss due to the slower sampling, the compensation pays off.

The implementation must be modified once again, this time to ensure that the delay between the A-D and D-A conversions really is constant. It becomes necessary to have time-stamped samples, i.e. the GetSample function now returns both the sample time and the sample itself. After Calculate Output, we delay the control task until the deadline D_CO. We also raise the priority momentarily when requesting the D-A conversion, so that the output jitter is kept small (we assume that the request can be neglected in the schedulability analysis):

```plaintext
LOOP
  ChangePriority(P_CO);
  Wait(NewSample);
  GetSample(t, value);
  CalculateOutput;
  ChangePriority(High);
  WaitUntil(t+D_CO);
  D_A_Conversion;
  ChangePriority(P_US);
  UpdateState;
END
```

4.2 Compensation assuming a random delay

The computational delay for a controller is generally not constant. Because of variations in execution time and interference from higher-priority tasks, the delay will be of stochastic nature. If the distribution of the delay is known, it is possible to derive a compensating controller that performs better than its fixed-delay counterpart [Nilsson et al., 1996]. The increase in computation time will be larger though. It is an open question, under what conditions the different compensation strategies really pay off.

5. An example

As an example, the suggested improvements from the previous sections are applied to a control problem, step by step. Simulations show that control performance can be improved significantly.

5.1 The control problem

The control problem is to stabilize three identical inverted pendulums, see Fig. 3. The measurement signal is the angle y, and the control signal is the acceleration u of the pivot point. The process can be
An inverted pendulum. The pendulum can be stabilized in the upright position $y = 0$ by controlling the acceleration $u$ of the pivot point.

Figure 3

The pendulums are affected by input disturbances and measurement noise, both modeled as sequences of white noise. Furthermore, it is assumed that the desired closed-loop behavior of the different processes is given by

$$s^2 + 2\zeta\omega_i s + \omega_i^2 = 0$$

where $\zeta = \sqrt{3}/2 = 0.886$, $\omega_1 = 3$ rad/s, $\omega_2 = 5$ rad/s, and $\omega_3 = 7$ rad/s.

5.2 Controller design

For each process, we design a digital controller with state feedback and Kalman filtering using pole placement, see for instance [Åström and Wittenmark, 1997]. The observer poles are chosen to have the same damping and twice the speed of the desired closed-loop behavior.

The sampling interval $T_i$ of each controller can be chosen according to the rule of thumb

$$0.1 < \omega_i T_i < 0.6$$

Knowing that we have limited computing resources, we tend toward the upper bound and choose $T_1 = 167$ ms, $T_2 = 100$ ms, and $T_3 = 71$ ms.

5.3 Performance evaluation

In the following, several different implementations of the controllers are evaluated by simulations. To capture the detailed timing behavior, the simulations include models of the process, the digital controllers, and the real-time kernel.

The three controllers are released simultaneously at time zero and then simulated for a time $T_{sim} = 1000$ s. Every simulation uses the same sequences for process noise and measurement noise. For each controller, we record the performance loss

$$J_i = \int_0^{T_{sim}} y_i^2(t) dt$$

As a reference, the controllers are first evaluated in a simulation where the execution times, the sampling jitter, and the control jitter are all assumed to be zero. The reference values obtained are:

<table>
<thead>
<tr>
<th>Ref.</th>
<th>$J_1$</th>
<th>$J_2$</th>
<th>$J_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2.40</td>
<td>1.35</td>
<td>1.16</td>
</tr>
</tbody>
</table>

In the rest of the simulations, it is assumed that the execution time of the entire control algorithm is constant $C_i = 28$ ms, and that the execution times of the parts are constant $C_{CO_i} = 10$ ms and $C_{US_i} = 18$ ms.

5.4 Implementation 1—Textbook

Implementation A

Not caring about the different parts of the control algorithm, we model the controllers as the three periodic tasks $\tau_1$, $\tau_2$, and $\tau_3$. Having no further information, we assume $D_i = T_i$ and assign rate-monotonic priorities. We check that the task set is schedulable by calculating response times:

<table>
<thead>
<tr>
<th>Task</th>
<th>$T$</th>
<th>$D$</th>
<th>$C$</th>
<th>$P$</th>
<th>$R$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_1$</td>
<td>167</td>
<td>167</td>
<td>28</td>
<td>1</td>
<td>140</td>
</tr>
<tr>
<td>$\tau_2$</td>
<td>100</td>
<td>100</td>
<td>28</td>
<td>2</td>
<td>56</td>
</tr>
<tr>
<td>$\tau_3$</td>
<td>71</td>
<td>71</td>
<td>28</td>
<td>3</td>
<td>28</td>
</tr>
</tbody>
</table>

In Textbook Implementation A (see Section 1), the A-D conversion takes place at the very beginning of Calculate Output, and the D-A conversion takes place at the very end of Calculate Output. The lower-priority tasks suffer from a lot of interference, resulting in poor control performance for Controller 1 and 2:

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Impl. 1</th>
<th>$J_1$</th>
<th>$J_2$</th>
<th>$J_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>2.40</td>
<td>1.35</td>
<td>1.16</td>
</tr>
</tbody>
</table>

A close-up of the behavior of Controller 1 is shown in Fig. 4. It is clearly seen that the interference causes both the samples and the control actions to occur at irregular times.

5.5 Implementation 2—Textbook

Implementation B

We now evaluate the implementation where the control signal is sent out at the beginning of the next period, i.e. Textbook Implementation B. The computational delay is always equal to one period, and the controllers are easily redesigned to compensate for
to their periods. The deadlines of the Calculate Output parts are initialized to $D_{CO_i} := T_i - C_{US_i}$. Assigning deadline-monotonic priorities and calculating response-times we get

<table>
<thead>
<tr>
<th>T</th>
<th>D</th>
<th>C</th>
<th>P</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{CO_1}$</td>
<td>167</td>
<td>10</td>
<td>2</td>
<td>66</td>
</tr>
<tr>
<td>$\tau_{US_1}$</td>
<td>167</td>
<td>18</td>
<td>1</td>
<td>140</td>
</tr>
<tr>
<td>$\tau_{CO_2}$</td>
<td>100</td>
<td>10</td>
<td>4</td>
<td>38</td>
</tr>
<tr>
<td>$\tau_{US_2}$</td>
<td>100</td>
<td>18</td>
<td>3</td>
<td>56</td>
</tr>
<tr>
<td>$\tau_{CO_3}$</td>
<td>71</td>
<td>10</td>
<td>6</td>
<td>10</td>
</tr>
<tr>
<td>$\tau_{US_3}$</td>
<td>71</td>
<td>18</td>
<td>5</td>
<td>28</td>
</tr>
</tbody>
</table>

We set $D_{CO_i} := R_{CO_i}$, assign new deadline-monotonic priorities, and repeat the calculations:

<table>
<thead>
<tr>
<th>T</th>
<th>D</th>
<th>C</th>
<th>P</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{CO_1}$</td>
<td>167</td>
<td>10</td>
<td>4</td>
<td>30</td>
</tr>
<tr>
<td>$\tau_{US_1}$</td>
<td>167</td>
<td>18</td>
<td>1</td>
<td>140</td>
</tr>
<tr>
<td>$\tau_{CO_2}$</td>
<td>100</td>
<td>10</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>$\tau_{US_2}$</td>
<td>100</td>
<td>18</td>
<td>2</td>
<td>66</td>
</tr>
<tr>
<td>$\tau_{CO_3}$</td>
<td>71</td>
<td>10</td>
<td>6</td>
<td>10</td>
</tr>
<tr>
<td>$\tau_{US_3}$</td>
<td>71</td>
<td>18</td>
<td>3</td>
<td>48</td>
</tr>
</tbody>
</table>

Repeating the procedure once more, we get no further improvements of the response times:

<table>
<thead>
<tr>
<th>T</th>
<th>D</th>
<th>C</th>
<th>P</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{CO_1}$</td>
<td>167</td>
<td>10</td>
<td>4</td>
<td>30</td>
</tr>
<tr>
<td>$\tau_{US_1}$</td>
<td>167</td>
<td>18</td>
<td>1</td>
<td>140</td>
</tr>
<tr>
<td>$\tau_{CO_2}$</td>
<td>100</td>
<td>10</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>$\tau_{US_2}$</td>
<td>100</td>
<td>18</td>
<td>2</td>
<td>66</td>
</tr>
<tr>
<td>$\tau_{CO_3}$</td>
<td>71</td>
<td>10</td>
<td>6</td>
<td>10</td>
</tr>
<tr>
<td>$\tau_{US_3}$</td>
<td>71</td>
<td>18</td>
<td>3</td>
<td>48</td>
</tr>
</tbody>
</table>

The suggested choices of deadlines are thus $D_{CO_1} = 30$, $D_{CO_2} = 20$, and $D_{CO_3} = 10$. Those deadlines actually minimize the criterion in Eq. (8), so we should be quite happy about the result. Running a new simulation reveals a significant improvement in performance for the lower-priority controllers:

<table>
<thead>
<tr>
<th>T</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{CO_1}$</td>
<td>167</td>
</tr>
<tr>
<td>$\tau_{US_1}$</td>
<td>167</td>
</tr>
<tr>
<td>$\tau_{CO_2}$</td>
<td>100</td>
</tr>
<tr>
<td>$\tau_{US_2}$</td>
<td>100</td>
</tr>
<tr>
<td>$\tau_{CO_3}$</td>
<td>71</td>
</tr>
<tr>
<td>$\tau_{US_3}$</td>
<td>71</td>
</tr>
</tbody>
</table>

The improvement is also clearly visible in the close-up of the behavior of Controller 1 in Fig. 5.
5.7 Implementation 4—Improved scheduling and fixed-delay compensation

Our last improvement consists of redesigning the controllers to compensate for the remaining computational delays. Again, we assume that the computation times remain the same. A final simulation shows that the performance has been improved even further:

<table>
<thead>
<tr>
<th></th>
<th>Ref.</th>
<th>Impl. 1</th>
<th>Impl. 2</th>
<th>Impl. 3</th>
<th>Impl. 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>$J_1$</td>
<td>2.40</td>
<td>4.90</td>
<td>4.16</td>
<td>2.74</td>
<td>2.66</td>
</tr>
<tr>
<td>$J_2$</td>
<td>1.35</td>
<td>4.27</td>
<td>1.96</td>
<td>1.71</td>
<td>1.46</td>
</tr>
<tr>
<td>$J_3$</td>
<td>1.16</td>
<td>1.28</td>
<td>1.45</td>
<td>1.28</td>
<td>1.21</td>
</tr>
</tbody>
</table>

It can be noted that with improved scheduling and fixed-delay compensation, the performance of the three controllers all come quite close to the reference performance.

6. Conclusions

It has been shown that it is possible to improve the performance of digital controllers by using more detailed timing analysis. By treating the main parts of a control algorithm as two subtasks, and by scheduling them appropriately, it is often possible to reduce the computational delay significantly. The remaining delay could be fixed, allowing for fixed-delay compensation to be used.

The results tell us that digital controllers should be designed with the implementation as periodic tasks in mind. The selection of task timing attributes, such as periods and deadlines, affect both control performance and schedulability. It is also necessary to have good estimates of the worst-case execution times of the different parts of the algorithm. It would be useful to have a design tool for digital controllers that took all of these considerations into question.

The need for more elaborate simulation tools for real-time control systems is also evident. In order to capture the true behavior of the such systems, the simulation software must include models of the physical processes, the controllers, and the real-time kernel.

Acknowledgments

This work has been performed as a part of the ARTES project “Integrated Control and Scheduling”.

References


